



General Description

The MM82PC08 is an 8-bit TRI-STATE® high-performance, low-power microCMOS transceiver. It provides bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured.

One input, Transmit/Receive, determines the direction of logic signals through the bidirectional transceiver; Transmit specifies data flow from Port A to Port B; Receive specifies data flow from Port B to Port A. The Chip Disable input disables both ports by placing them in the TRI-STATE mode.

The MM82PC08 may be utilized in completing NSC800™ high-performance, low-power designs. For military applications, the MM82PC08 is available with class B screening in accordance with Method 5004 of MIL-STD-883.

Features

- microCMOS technology
- 8-bit bidirectional data flow reduces system package count
 Bidirectional TRI-STATE inputs/outputs interface with

si de la comencia de la comen Comencia de la comenc

microCMOS

July 1995

- bus-oriented systems
- Full interface to CMOS logic levels
- Pinouts simplify system interconnections
- Transmit/receive and chip disable simplify control logic
- Compact 20-pin dual-in-line package
- Compact 28-pin leaded chip carrier
- Low power
- Both ports have 150 pF load drive capability
- TTL drive capability
- When $V_{CC} = 5V$



©1995 National Semiconductor Corporation TL/C/5595

RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature Range	-65°C to +150°C
Voltage at Any Pin with Respect to Ground	$-0.3V$ to $V_{\mbox{CC}} + 0.3V$
Lead Temp. (Soldering, 10 seconds)	300°C
Power Dissipation	500 mW
Maximum V _{CC}	7V

Note: Absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed. Continuous operation at these limits is not intended; operation should be limited to those conditions specified under DC Electrical Characteristics.

Operating Conditions $V_{CC} = 5V \pm 10\%$

Ambient Temperature	
Military	-55°C to +125°C
Industrial	-40°C to +85°C
Commercial	0°C to +70°C

DC Electrical Characteristics

 V_{CC} +5V \pm 10%, GND = 0V, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
VIH	Input High Voltage		0.7 V _{CC}		V _{CC}	V
V _{IL}	Input Low Voltage		0		0.2 V _{CC}	V
√он	Output High Voltage	$V_{CC} = 4.5V, V_{IH} = 4.5V, \\ I_{OH} = -2 \text{ mA}$	2.4			v
V _{OL}	Output Low Voltage	$\begin{split} V_{CC} &= 5.5 \text{V}, \text{V}_{\text{IL}} = 0 \text{V} \\ V_{\text{IH}} &= 5.5 \text{V}, \text{I}_{\text{OL}} = 2 \text{ mA} \end{split}$			0.4	v
IIH	Input High Current	$V_{CC} = 5.5V, V_{IN} = 5.5V$			10	μΑ
IL	Input Low Current	$V_{\text{CC}} = 5.5 \text{V}, V_{\text{IN}} = 0 \text{V}$			-10	μA
I _{ОН}	Output High Current	$\label{eq:VCC} \begin{split} V_{CC} &= 4.5 \text{V}, \text{V}_{OUT} = 2.4 \text{V}, \\ V_{IH} &= 4.5 \text{V} \end{split}$	-2.0			mA
OL	Output Low Current	$\label{eq:V_CC} \begin{split} V_{CC} &= 5.5 \text{V}, \text{V}_{OUT} = 0.4 \text{V}, \\ V_{IL} &= 0 \text{V} \end{split}$	2.0			mA
СС	Power Supply Current	$\begin{array}{l} V_{CC}=5.5V, V_{IH}=5.5, V\\ V_{IL}=0V \end{array}$			400	μΑ
I _{OZL}	TRI-STATE Low Leakage Current	$V_{CC} = 5.5V, V_{OUT} = 0V$			-10	μA
Vozh	TRI-STATE High Leakage Current	$V_{CC} = 4.5V, V_{OUT} = 4.5V$			+ 10	μA

AC Electrical Characteristics $V_{CC} = 5V \pm 10\%$, GND = 0V, C_L = 150 pF

Parameter	Test Conditions	Min	Тур 100 рF	Max 100 pF	Units
Propagation Delay to Logical "1" from Port A, B to Port B, A	See Figure 1		50	70	ns
Propagation Delay to Logical ''0'' from Port A, B to Port B, A	See Figure 1		50	70	ns
Propagation Delay from High Impedance to Logical "1"from T/R to Port	See Figure 2		55	100	ns
Propagation Delay from High Impedance to Logical ''0''from T/R to Port	See Figure 2		65	100	ns
Propagation Delay from Logical ''1'' to High Impedance from T/R to Port	See Figure 2		50	100	ns
	Parameter Propagation Delay to Logical "1" from Port A, B to Port B, A Propagation Delay to Logical "0" from Port A, B to Port B, A Propagation Delay from High Impedance to Logical "1"from T/R to Port Propagation Delay from High Impedance to Logical "0"from T/R to Port Propagation Delay from High Impedance to Logical "0"from T/R to Port Propagation Delay from Logical "1" to High Impedance from T/R to Port	ParameterTest ConditionsPropagation Delay to Logical "1" from Port A, B to Port B, ASee Figure 1Propagation Delay to Logical "0" from Port A, B to Port B, ASee Figure 1Propagation Delay to Logical "0" from Port A, B to Port B, ASee Figure 2Propagation Delay from High Impedance to Logical "1" from T/R to PortSee Figure 2Propagation Delay from High Impedance to Logical "0" from T/R to PortSee Figure 2Propagation Delay from High Impedance to Logical "0" from T/R to PortSee Figure 2Propagation Delay from Logical "1" to High Impedance from T/R to PortSee Figure 2	ParameterTest ConditionsMinPropagation Delay to Logical "1" from Port A, B to Port B, ASee Figure 1Propagation Delay to Logical "0" from Port A, B to Port B, ASee Figure 1Propagation Delay from High Impedance to Logical "1"from T/R to PortSee Figure 2Propagation Delay from High Impedance to Logical "0" from T/R to PortSee Figure 2Propagation Delay from High Impedance to Logical "0"from T/R to PortSee Figure 2	ParameterTest ConditionsMinTyp 100 pFPropagation Delay to Logical "1" from Port A, B to Port B, ASee Figure 150Propagation Delay to Logical "0" from Port A, B to Port B, ASee Figure 150Propagation Delay from High Impedance to Logical "1" from T/R to PortSee Figure 255Propagation Delay from High Impedance to Logical "0" from T/R to PortSee Figure 265Propagation Delay from High Impedance to Logical "0" from T/R to PortSee Figure 265Propagation Delay from High Impedance to Logical "0" from T/R to PortSee Figure 265	ParameterTest ConditionsMinTyp 100 pFMax 100 pFPropagation Delay to Logical "1" from Port A, B to Port B, ASee Figure 15070Propagation Delay to Logical "0" from Port A, B to Port B, ASee Figure 15070Propagation Delay to Logical "0" from Port A, B to Port B, ASee Figure 15070Propagation Delay from High Impedance to Logical "1" from T/R to PortSee Figure 255100Propagation Delay from High Impedance to Logical "0" from T/R to PortSee Figure 265100Propagation Delay from High Impedance to Logical "0" from T/R to PortSee Figure 265100

Symbol	Parameter	Test Conditions	Min	Тур 100 рF	Max 100 pF	Units
t _{lztr}	Propagation Delay from Logical "0" to High Impedance from T/R to Port	See Figure 2		55	100	ns
^t zн	Propagation Delay from High Impedance to Logical "1" from CD to Port	See Figure 3		50	100	ns
t _{ZL}	Propagation Delay from High Impedance to Logical "0" from CD to Port	See Figure 3		65	100	ns
t _{HZ}	Propagation Delay from Logical "1" to High Impedance from CD to Port	See <i>Figure 3</i>		50	100	ns
t _{LZ}	Propagation Delay from Logical ''0'' to High Impedance from CD to Port	See Figure 3		55	100	ns
		- luzira	70% 70% 70% 30% tzHTI 70% 30% tHZTI 70% 30% tHZTI to Ports	в 	L/C/5595-3	



FIGURE 3. Propagation Delay from CD to Ports

Pin Descriptions

INPUT SIGNALS

Chip Disable (CD): When CD is high, Port A and Port B are disabled. A low on CD allows data to be transmitted in the direction specified by T/\overline{R} .

Transmit/Receive (T/R): When T/\overline{R} is high, Port A is designated as "IN" and Port B is designated as "OUT." When T/\overline{R} is low, the flow is reversed so that the Port B is "IN" and Port A is "OUT".

Logic Diagram



INPUT/OUTPUT SIGNALS

Port A (A₀-A₇): Port A is an 8-bit bidirectional port with TRI-STATE outputs for bus-oriented microprocessor and digital communications systems.

Port B (B_0-B_7): Port B is identical to Port A including drive capability.

Truth Table

	Resu Cond	lting itions	
Chip Disable	Transmit/Receive	Port A	Port B
0	0	OUT	IN
0	1	IN	OUT
1	Х	High Z	High Z

X = don't care

Reliability Information

Gate Count 70 Transistor Count 174





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.