

Data sheet acquired from Harris Semiconductor

**High-Speed CMOS Logic** 4-Bit Bidirectional Universal Shift Register


September 1997 - Revised May 2006

#### **Features**

- · Four Operating Modes
  - Shift Right, Shift Left, Hold and Reset
- Synchronous Parallel or Serial Operation
- Typical  $f_{MAX} = 60MHz$  at  $V_{CC} = 5V$ ,  $C_L = 15pF$ ,  $T_{\Delta} = 25^{\circ}C$
- Asynchronous Master Reset
- Fanout (Over Temperature Range)
  - Standard Outputs........... 10 LSTTL Loads
  - Bus Driver Outputs ...... 15 LSTTL Loads
- Wide Operating Temperature Range ...-55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$ at  $V_{CC} = 5V$
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,  $V_{IL}$ = 0.8V (Max),  $V_{IH}$  = 2V (Min)
  - CMOS Input Compatibility,  $I_I \le 1\mu A$  at  $V_{OL}$ ,  $V_{OH}$

### **Pinout**

CD54HC194 (CERDIP) CD74HC194 (PDIP, SOIC, SOP, TSSOP) CD74HCT194 (PDIP) TOP VIEW



### Description


The 'HC194 and CD74HCT194 are 4-bit shift registers with Asynchronous Master Reset (MR). In the parallel mode (S0 and S1 are high), data is loaded into the associated flip-flop and appears at the output after the positive transition of the clock input (CP). During parallel loading serial data flow is inhibited. Shift left and shift right are accomplished synchronously on the positive clock edge with serial data entered at the shift left (DSL) serial input for the shift left mode, and at the shift right (DSR) serial input for the shift right mode. Clearing the register is accomplished by a Low applied to the Master Reset (MR) pin.

### Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC194F3A	-55 to 125	16 Ld CERDIP
CD74HC194E	-55 to 125	16 Ld PDIP
CD74HC194M	-55 to 125	16 Ld SOIC
CD74HC194MT	-55 to 125	16 Ld SOIC
CD74HC194M96	-55 to 125	16 Ld SOIC
CD74HC194NSR	-55 to 125	16 Ld SOP
CD74HC194PW	-55 to 125	16 Ld TSSOP
CD74HC194PWR	-55 to 125	16 Ld TSSOP
CD74HC194PWT	-55 to 125	16 Ld TSSOP
CD74HCT194E	-55 to 125	16 Ld PDIP

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.

## Functional Diagram



### **TRUTH TABLE**

OPERATING				ОИТРИТ							
MODE	СР	MR	S1	S0	DSR	DSL	D <sub>n</sub>	$Q_0$	Q <sub>1</sub>	Q <sub>2</sub>	$Q_3$
Reset (Clear)	Х	L	Х	Х	Х	Х	Х	L	L	L	L
Hold (Do Nothing)	Х	Н	I	I	Х	Х	Х	q <sub>0</sub>	q <sub>1</sub>	$q_2$	q <sub>3</sub>
Shift Left	1	Н	h	I	Х	I	Х	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>	L
	1	Н	h	I	Х	h	Х	q <sub>1</sub>	$q_2$	q <sub>3</sub>	Н
Shift Right	1	Н	I	h	ı	Х	Х	L	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>
	1	Н	I	h	h	Х	Х	Н	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>
Parallel Load	1	Н	h	h	Х	Х	d <sub>n</sub>	d <sub>0</sub>	d <sub>1</sub>	d <sub>2</sub>	d <sub>3</sub>

H = High Voltage Level,

h = High Voltage Level One Set-up Time Prior To The Low to High Clock Transition,

L = Low Voltage Level,

I = Low Voltage Level One Set-up Time Prior to the Low to High Clock Transition,

 $d_n$   $(q_n)$  = Lower Case Letters Indicate the State of the Referenced Input (or output) One Set-up Time Prior to the Low To High Clock Transition,

X = Don't Care,

 $<sup>\</sup>uparrow$  = Transition from Low to High Level

### 

#### **Thermal Information**

Package Thermal Impedance, θ <sub>JA</sub> (see Note 2):
E (PDIP) Package
M (SOIC) Package73°C/W
NS (SOP) Package
PW (TSSOP) Package 108°C/W
Maximum Junction Temperature
Maximum Storage Temperature Range65°C to 150°C
Maximum Lead Temperature (Soldering 10s)300°C
(SOIC - Lead Tips Only)

### **Operating Conditions**

Temperature Range (T <sub>A</sub> )	55°C to 125°C
Supply Voltage Range, V <sub>CC</sub>	
HC Types	2V to 6V
HCT Types	
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub>	0V to V <sub>CC</sub>
Input Rise and Fall Time	
2V	1000ns (Max)
4.5V	500ns (Max)
6V	400ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

### **DC Electrical Specifications**

			ST ITIONS			25°C		-40°C T	O 85°C	-55°C T	O 125°C		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS	
HC TYPES													
High Level Input	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	٧	
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V	
				6	4.2	-	-	4.2	-	4.2	-	V	
Low Level Input	V <sub>IL</sub>	=	-	2	-	-	0.5	=	0.5	-	0.5	V	
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V	
				6	-	-	1.8	-	1.8	-	1.8	V	
High Level Output	V <sub>OH</sub>	V <sub>IH</sub> or	-0.02	2	1.9	-	-	1.9	-	1.9	-	V	
Voltage CMOS Loads			$V_{IL}$	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V	
High Level Output	1		-4	4.5	3.98	-	-	3.84	-	3.7	-	V	
Voltage TTL Loads			-5.2	6	5.48	-	-	5.34	-	5.2	-	V	
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or	0.02	2	-	-	0.1	-	0.1	-	0.1	V	
Voltage CMOS Loads		$V_{IL}$	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V	
			0.02	6	-	-	0.1	-	0.1	-	0.1	V	
Low Level Output	1		4	4.5	-	-	0.26	-	0.33	-	0.4	V	
Voltage TTL Loads			5.2	6	-	-	0.26	-	0.33	-	0.4	V	

## DC Electrical Specifications (Continued)

			ST ITIONS			25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Input Leakage Current	l <sub>l</sub>	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	μА
HCT TYPES	•		•	•			•	•	•			
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	٧
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	٧
High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	٧
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	٧
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	٧
Input Leakage Current	I <sub>I</sub>	V <sub>CC</sub> to GND	0	5.5	-	-	±0.1	-	±1	-	±1	μΑ
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5	-	-	8	-	80	-	160	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> (Note 3)	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μА

#### NOTE:

## **HCT Input Loading Table**

INPUT	UNIT LOADS				
СР	0.6				
MR	0.55				
DSL, DSR, D <sub>n</sub>	0.25				
Sn	1.10				

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications table, e.g. 360 $\mu$ A max at 25 $^{\circ}$ C.

<sup>2.</sup> For dual-supply systems theoretical worst case ( $V_I = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.

## **Prerequisite For Switching Function**

		TEST		25	°C	-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES										
Max. Clock Frequency	f <sub>MAX</sub>	-	2	6	-	5	-	4	-	MHz
(Figure 1)			4.5	30	-	24	-	20	-	MHz
			6	35	-	28	-	23	-	MHz
MR Pulse Width	t <sub>W</sub>	-	2	80	-	100	-	120	-	ns
(Figure 2)			4.5	16	-	20	-	24	-	ns
			6	14	-	17	-	20	-	ns
Clock Pulse Width	t <sub>W</sub>	-	2	80	-	100	-	120	-	ns
(Figure 1)			4.5	16	-	20	-	24	-	ns
			6	14	-	17	-	20	-	ns
Set-up Time	tsu	-	2	70	-	90	-	105	-	ns
Data to Clock (Figure 3)			4.5	14	-	18	-	21	-	ns
			6	12	-	15	-	19	-	ns
Removal Time,	t <sub>REM</sub>	-	2	60	-	75	-	90	-	ns
MR to Clock (Figure 2)			4.5	12	-	15	-	18	-	ns
			6	10	-	13	-	15	-	ns
Set-Up Time	tsu	-	2	80	-	100	-	120	-	ns
S1, S0 to Clock (Figure 4)			4.5	16	-	20	-	24	-	ns
			6	14	-	17	-	20	-	ns
Set-up Time	tsu	-	2	70	-	90	-	105	-	ns
DSL, DSR to Clock (Figure 4)			4.5	14	-	18	-	21	-	ns
			6	12	-	15	-	18	-	ns
Hold Time	t <sub>H</sub>	-	2	0	-	0	-	0	-	ns
S1, S0 to Clock (Figure 4)			4.5	0	-	0	-	0	-	ns
			6	0	-	0	-	0	-	ns
Hold Time	t <sub>H</sub>	-	2	0	-	0	-	0	-	ns
Data to Clock (Figure 3)			4.5	0	-	0	-	0	-	ns
			6	0	-	0	-	0	-	ns
HCT TYPES									•	
Max. Clock Frequency (Figure 1)	f <sub>MAX</sub>	-	4.5	27	-	22	-	18	-	MHz
MR Pulse Width (Figure 2)	t <sub>W</sub>	-	4.5	16	-	20	-	24	-	ns
Clock Pulse Width (Figure 1)	t <sub>W</sub>	-	4.5	16	-	20	-	24	-	ns
Set-up Time, Data to Clock (Figure 3)	t <sub>SU</sub>	-	4.5	14	-	18	-	21	-	ns
Removal Time MR to Clock (Figure 2)	t <sub>REM</sub>	-	4.5	12	-	15	-	18	-	ns

## Prerequisite For Switching Function (Continued)

		TEST		25	°C	-40°C T	O 85°C	-55°C T	O 125 <sup>0</sup> C	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Set-up Time S1, S0 to Clock (Figure 4)	tsu	-	4.5	20	-	25	-	30	-	ns
Set-up Time DSL, DSR to Clock (Figure 4)	t <sub>SU</sub>	-	4.5	14	-	18	-	21	-	ns
Hold Time S1, S0 to Clock (Figure 4)	t <sub>H</sub>	-	4.5	0	-	0	-	0	-	ns
Hold Time Data to Clock (Figure 3)	t <sub>H</sub>	-	4.5	0	-	0	-	0	-	ns

## **Switching Specifications** Input $t_r$ , $t_f = 6ns$

		TEST	v <sub>cc</sub>	25	o <sub>C</sub>	-40°C TO 85°C	-55°C TO 125°C	
PARAMETER	SYMBOL	CONDITIONS	(V)	TYP	MAX	MAX	MAX	UNITS
HC TYPES	•			•	•	•		
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	$C_L = 50pF$	2	-	175	220	265	ns
Clock to Output (Figure 1)		l	4.5	-	35	44	53	ns
			6	-	30	37	45	ns
Propagation Delay, Clock to Q	t <sub>PLH</sub> , t <sub>PHL</sub>	-	5	14	-	-	-	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	75	95	110	ns
(Figure 1)			4.5	-	15	19	22	ns
		l	6	-	13	16	19	ns
Propagation Delay,	t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	140	175	210	ns
MR to Output (Figure 2)			4.5	-	28	35	42	ns
			6	-	24	30	36	ns
Input Capacitance	C <sub>IN</sub>	-	-	-	10	10	10	pF
Maximum Clock Frequency	f <sub>MAX</sub>	-	5	60	-	-	-	MHz
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	-	5	55	-	-	-	pF
HCT TYPES								
Propagation Delay, Clock to Output (Figure 1)	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	37	46	56	ns
Propagation Delay, Clock to Q	t <sub>PLH</sub> , t <sub>PHL</sub>	-	5	15	-	-	-	ns
Output Transition Times (Figure 1)	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	-	15	19	22	ns
Propagation Delay, MR to Output (Figure 2)	t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	40	50	60	ns
Input Capacitance	C <sub>IN</sub>	-	-	-	10	10	10	pF
Maximum Clock Frequency	f <sub>MAX</sub>	-	5	50	-	-	-	MHz
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	-	5	60	-	-	-	pF

- 3. C<sub>PD</sub> is used to determine the dynamic power consumption, per gate.
  4. P<sub>D</sub> = V<sub>CC</sub><sup>2</sup> f<sub>i</sub> + ∑ (C<sub>L</sub> V<sub>CC</sub><sup>2</sup>) where f<sub>i</sub> = Input Frequency, C<sub>L</sub> = Output Load Capacitance, V<sub>CC</sub> = Supply Voltage.

## Test Circuits and Waveforms




FIGURE 1. CLOCK PREREQUISITE TIMES AND PROPAGATION AND OUTPUT TRANSITION TIMES




FIGURE 2. MASTER RESET PREREQUISITE TIMES AND PROPAGATION DELAYS




FIGURE 3. DATA PREREQUISITE TIMES




FIGURE 4. PARALLEL LOAD OR SHIFT-LEFT/SHIFT-RIGHT PREREQUISITE TIMES







### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
5962-8682601EA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD54HC194F3A	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD74HC194E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HC194EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HC194M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC194M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC194M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC194ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC194MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC194MTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC194NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC194NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC194PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC194PWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC194PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC194PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC194PWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HC194PWTE4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74HCT194E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74HCT194EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



### PACKAGE OPTION ADDENDUM

6-Dec-2006

for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## PW (R-PDSO-G\*\*)

### 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated