CD54ACT138, CD74ACT138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCHS329A - JANUARY 2003 - REVISED FEBRUARY 2003

- Inputs Are TTL-Voltage Compatible
- Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption
- Designed Specifically for High-Speed Memory Decoders and Data-Transmission Systems
- Incorporate Three Enable Inputs to Simplify Cascading and/or Data Reception
- Balanced Propagation Delays
- ±24-mA Output Drive Current
 Fanout to 15 F Devices
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015

CD54ACT138...F PACKAGE CD74ACT138...E OR M PACKAGE (TOP VIEW) 16 V_{CC} В П2 15 Y0 СΠ 14 TY1 **G**2A **∏**4 13 Y2 12 Y3 G2B [5 G1 **∏**6 11 TY4 Y7 🛮 7 10 Y5 9 Y6 GND 8

description/ordering information

The 'ACT138 decoders/demultiplexers are designed for high-performance memory-decoding and data-routing applications that require very short propagation-delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications (see Application Information).

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – E	Tube	CD74ACT138E	CD74ACT138E
–55°C to 125°C	SOIC - M	Tube	CD74ACT138M	ACT138M
-55 C to 125 C	301C – W	Tape and reel	CD74ACT138M96	ACTISON
	CDIP – F	Tube	CD54ACT138F3A	CD54ACT138F3A

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCHS329A – JANUARY 2003 – REVISED FEBRUARY 2003

FU	N	\sim	П	\sim	N	т.	۸			_
ГU	IN			u	N	- 1/4	н	0	ш	_

ENA	BLE INF	PUTS	SEL	ECT INP	UTS				OUT	PUTS			
G1	G2A	G2B	С	В	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	Н	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	X	Н	Х	X	X	Н	Н	Н	Н	Н	Н	Н	Н
L	X	X	Х	Χ	X	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н
Н	L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
Н	L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
Н	L	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н
Н	L	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
Н	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

logic diagram (positive logic)



CD54ACT138, CD74ACT138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCHS329A - JANUARY 2003 - REVISED FEBRUARY 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 6 V
Input clamp current, I_{IK} ($V_I < 0 \text{ V or } V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I _{OK} (V _O < 0 V or V _O > V _{CC}) (see Note 1)	±50 mA
Continuous output current, I _O (V _O > 0 V or V _O < V _{CC})	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 2): E package	67°C/W
M package	73°C/W
Storage temperature range, T _{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

		T _A = 25°C			–55°C to 125°C					UNIT
		MIN	MAX	MIN	MAX	MIN	MAX			
VCC	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V		
VIH	High-level input voltage	2		2		2		V		
V _{IL}	Low-level input voltage		0.8		8.0		0.8	V		
٧ _I	Input voltage	0	VCC	0	VCC	0	VCC	V		
Vo	Output voltage	0	VCC	0	VCC	0	VCC	V		
loh	High-level output current		-24		-24		-24	mA		
l _{OL}	Low-level output current		24		24		24	mA		
Δt/Δν	Input transition rise or fall rate		10		10		10	ns/V		

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SCHS329A - JANUARY 2003 - REVISED FEBRUARY 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		VCC	T _A = 25°C		–55°C to 125°C		–40°C to 85°C		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX		
		I _{OH} = -50 μA	4.5 V	4.4		4.4		4.4			
V	\\\. = \\\. \ \\ \\. \\\. \\\. \\\. \\\	$I_{OH} = -24 \text{ mA}$	4.5 V	3.94		3.7		3.8		٧	
VOH	$V_I = V_{IH}$ or V_{IL}	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V			3.85				V	
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V					3.85			
	VI = VIH or VIL	I _{OL} = 50 μA	4.5 V		0.1		0.1		0.1	V	
Val		I _{OL} = 24 mA	4.5 V		0.36		0.5		0.44		
VOL		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V				1.65				
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V						1.65		
lį	$V_I = V_{CC}$ or GND		5.5 V		±0.1		±1		±1	μΑ	
ICC	$V_I = V_{CC}$ or GND,	IO = 0	5.5 V		8		160		80	μΑ	
Δl _{CC} ‡	V _I = V _{CC} - 2.1 V		4.5 V to 5.5 V		2.4		3		2.8	mA	
C _i					10		10		10	pF	

[†] Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C. ‡ Additional quiescent supply current per input pin, TTL inputs high, 1 unit load

ACT INPUT LOAD TABLE

INPUT	UNIT LOAD
A, B, or C	0.83
G2A or G2B	1
G1	0.42

Unit Load is ΔI_{CC} limit specified in electrical characteristics table (e.g., 2.4 mA at 25°C).

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55° 125		–40°(85°	UNIT	
	(1141 01)	(0011 01)	MIN	MAX	MIN	MAX	
^t PLH	A, B, C	A V	3	12	3.1	10.9	nc
^t PHL	А, В, С	Any Y	3	12	3.1	10.9	ns
^t PLH	64	Any Y	2.8	11	2.8	10	ns
tPHL	G1	Ally 1	2.8	11	2.8	10	115
tPLH	<u></u>	Anv	2.6	10.5	2.7	9.5	nc
^t PHL	G2A, G2B	Any Y	2.6	10.5	2.7	9.5	ns


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER			
C _{pd}	Power dissipation capacitance	110	pF	



OUTPUT ENABLE AND DISABLE TIMES

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and test-fixture capacitance.

PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f = 3 \ ns$, $t_f = 3 \ ns$. Phase relationships between waveforms are arbitrary.
- D. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpLH and tpHL are the same as tpd.
- G. tpz and tpzH are the same as ten.
- H. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- I. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



APPLICATION INFORMATION




Figure 2. 24-Bit Decoding Scheme

APPLICATION INFORMATION




Figure 3. 32-Bit Decoding Scheme



14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated