SCHS239C - SEPTEMBER 1998 - REVISED MARCH 2003

- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Exceeds 2-kV ESD Protection per MIL-STD-883, Method 3015

#### CD54AC161 . . . F PACKAGE CD74AC161 ... E OR M PACKAGE (TOP VIEW) CLR 16 V<sub>CC</sub> CLK 2 15 RCO ΑH 3 14 🛮 Q<sub>A</sub> B 🛮 4 13 Q<sub>B</sub> C 🛮 5 12 Q<sub>C</sub> D Π 6 11 Q<sub>D</sub> ENP [] 7 10 ENT GND II 8 9 LOAD

### description/ordering information

The 'AC161 devices are 4-bit binary counters. These synchronous, presettable counters feature an internal carry look-ahead for application in

high-speed counting These devices are fully programmable; that is, they can be preset to any number between 0 and 9 or 15. Presetting is synchronous; therefore, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

The clear function is asynchronous. A low level at the clear  $(\overline{CLR})$  input sets all four of the flip-flop outputs low, regardless of the levels of the CLK, load  $(\overline{LOAD})$ , or enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are ENP, ENT, and a ripple-carry output (RCO). Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a high-level pulse while the count is maximum (9 or 15, with  $Q_A$  high). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

The counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or  $\overline{\text{LOAD}}$ ) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.

### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – E	Tube	CD74AC161E	CD74AC161E
–55°C to 125°C	SOIC - M	Tube	CD74AC161M	AC161M
-55 0 10 125 0	SOIC - IVI	Tape and reel	CD74AC161M96	ACTOTIVI
	CDIP – F	Tube	CD54AC161F3A	CD54AC161F3A

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCHS239C - SEPTEMBER 1998 - REVISED MARCH 2003

### **FUNCTION TABLE**


		IN	IPUTS	OUT	PUTS	FUNCTION		
CLR	CLK	ENP	ENT	LOAD	A,B,C,D	Qn	RCO	FUNCTION
L	Χ	Χ	Χ	Х	Χ	L	L	Reset (clear)
Н	<b>↑</b>	Х	Х	ı	I	L	L	Parallel load
Н	$\uparrow$	Χ	Χ	I	h	Н	Note 1	Parallel load
Н	<b>↑</b>	h	h	h	Χ	Count	Note 1	Count
Н	Χ	!	Χ	h	Х	q <sub>n</sub>	Note 1	Inhibit
Н	Χ	Χ	I	h	Χ	q <sub>n</sub>	L	HIHIDIC

H = high level, L = low level, X = don't care, h = high level one setup time prior to the CLK low-to-high transition, I = low level one setup time prior to the CLK low-to-high transition, q = the state of the referenced output prior to the CLK low-to-high transition, and  $\uparrow$  = CLK low-to-high transition.

NOTE 1: The RCO output is high when ENT is high and the counter is at terminal count (HHHH).




## logic diagram (positive logic)




<sup>†</sup> For simplicity, routing of complementary signals  $\overline{\mathsf{LD}}$  and  $\overline{\mathsf{CK}}$  is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.

SCHS239C - SEPTEMBER 1998 - REVISED MARCH 2003

### logic symbol, each D/T flip-flop



### logic diagram, each D/T flip-flop (positive logic)




 $<sup>^{\</sup>dagger}$  The origins of  $\overline{LD}$  and  $\overline{CK}$  are shown in the logic diagram of the overall device.

### typical clear, preset, count, and inhibit sequence

The following sequence is illustrated below:

- 1. Clear outputs to zero (asynchronous)
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit



SCHS239C - SEPTEMBER 1998 - REVISED MARCH 2003

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 6 V
Input clamp current, $I_{IK}$ ( $V_I < 0 \text{ V or } V_I > V_{CC}$ ) (see Note 2)	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 V or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 2)	±50 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> > 0 V or V <sub>O</sub> < V <sub>CC</sub> )	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): E package	67°C/W
M package	73°C/W
Storage temperature range, T <sub>stg</sub>	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 4)

			T <sub>A</sub> = 2	25°C	–55°0 125		–40°( 85°		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
Vcc	Supply voltage		1.5	5.5	1.5	5.5	1.5	5.5	V	
		V <sub>CC</sub> = 1.5 V	1.2		1.2		1.2			
VIH	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		2.1		V	
		V <sub>CC</sub> = 5.5 V	3.85		3.85		3.85			
		V <sub>CC</sub> = 1.5 V		0.3		0.3		0.3		
VIL	Low-level input voltage	VCC = 3 V		0.9		0.9		0.9	V	
		V <sub>CC</sub> = 5.5 V		1.65		1.65		1.65		
٧ <sub>I</sub>	Input voltage		0	VCC	0	VCC	0	VCC	V	
٧o	Output voltage		0	VCC	0	VCC	0	VCC	V	
ЮН	High-level output current			-24		-24		-24	mA	
loL	Low-level output current			24		24		24	mA	
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 1.5 V to 3 V		50		50		50		
ΔυΔν	Input transition rise or fall rate	$V_{CC} = 3.6 \text{ V to } 5.5 \text{ V}$		20		20		20	ns	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



NOTES: 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>3.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

SCHS239C - SEPTEMBER 1998 - REVISED MARCH 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vcc	T <sub>A</sub> = 2	25°C	–55°C to 125°C		–40°C to 85°C		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX		
			1.5 V	1.4		1.4		1.4			
		I <sub>OH</sub> = -50 μA	3 V	2.9		2.9		2.9			
			4.5 V	4.4		4.4		4.4			
Voн	$V_I = V_{IH}$ or $V_{IL}$	$I_{OH} = -4 \text{ mA}$	3 V	2.58		2.4		2.48		V	
		$I_{OH} = -24 \text{ mA}$	4.5 V	3.94		3.7		3.8			
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V	-		3.85		_			
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V	_		_		3.85			
				1.5 V		0.1		0.1		0.1	
		$I_{OL} = 50 \mu\text{A}$	3 V		0.1		0.1		0.1		
			4.5 V		0.1		0.1		0.1		
VOL	VI = VIH or VIL	I <sub>OL</sub> = 12 mA	3 V		0.36		0.5		0.44	V	
		I <sub>OL</sub> = 24 mA	4.5 V		0.36		0.5		0.44		
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V		-		1.65		-		
		I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V		-		_		1.65		
lį	V <sub>I</sub> = V <sub>CC</sub> or GND		5.5 V		±0.1		±1		±1	μΑ	
Icc	$V_I = V_{CC}$ or GND,	IO = 0	5.5 V		8		160		80	μΑ	
C <sub>i</sub>					10		10		10	pF	

<sup>†</sup> Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

SCHS239C - SEPTEMBER 1998 - REVISED MARCH 2003

# timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			Vcc	–55° 125		–40°( 85°		UNIT
				MIN	MAX	MIN	MAX	
			1.5 V		7		8	
fclock	Clock frequency		$3.3~\text{V}\pm0.3~\text{V}$		64		73	MHz
			5 V ± 0.5 V		90		103	
			1.5 V	69		61		
		CLK high or low	$3.3~\text{V}\pm0.3~\text{V}$	7.7		6.8		
	Dulas duration		5 V ± 0.5 V	5.5		4.8		
t <sub>W</sub>	Pulse duration		1.5 V	63		55		ns
		CLR low	$3.3~V \pm 0.3~V$	7		6.1		
			5 V ± 0.5 V	5		4.4		
			1.5 V	63		55		
		A, B, C, or D	$3.3~V \pm 0.3~V$	7		6.1		
			5 V ± 0.5 V	5		4.4		
t <sub>su</sub>	Setup time, before CLK↑		1.5 V	75		66		ns
		LOAD	$3.3~V \pm 0.3~V$	8.4		7.4		
			5 V ± 0.5 V	6		5.3		
			1.5 V	0		0		
		A, B, C, or D	$3.3~V \pm 0.3~V$	0		0		
1.			5 V ± 0.5 V	0		0		1
th	Hold time, after CLK↑		1.5 V	0		0		ns
		ENP or ENT	3.3 V ± 0.3 V	0		0		
			5 V ± 0.5 V	0		0		
			1.5 V	75		66		
t <sub>rec</sub>	Recovery time, CLR↑ before CLK↑		3.3 V ± 0.3 V	8.4		7.4		ns
	-	5 V ± 0.5 V	6		5.3			

SCHS239C - SEPTEMBER 1998 - REVISED MARCH 2003


# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC	–55°( 125		–40°( 85°		UNIT
	(INFOT)	(001F01)		MIN	MAX	MIN	MAX	
			1.5 V	7		8		
f <sub>max</sub>			$3.3 \ V \pm 0.3 \ V$	64		73		MHz
			5 V ± 0.5 V	90		103		
			1.5 V	-	209	-	190	
		RCO	$3.3 \ V \pm 0.3 \ V$	6	23.4	6	21	
	CLK		5 V ± 0.5 V	4.3	16.7	4.3	15.2	
		Any Q	1.5 V	_	207	-	188	
			$3.3 \ V \pm 0.3 \ V$	5.9	23.1	5.9	21	
			5 V ± 0.5 V	4.2	16.5	4.2	15	
		RCO	1.5 V	_	129	_	117	
tpd			$3.3 \ V \pm 0.3 \ V$	3.6	14.4	3.7	13.1	ns
			5 V ± 0.5 V	2.6	10.3	2.7	9.4	
			1.5 V	_	207	_	188	
		Any Q	3.3 V ± 0.3 V	5.9	23.1	5.9	21	
	CLR		5 V ± 0.5 V	4.2	16.5	4.2	15	
			1.5 V	_	207	-	188	
		RCO	3.3 V ± 0.3 V	5.9	23.1	5.9	21	
			5 V ± 0.5 V	4.2	16.5	4.2	15	

# operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load	66	pF

### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ . Phase relationships between waveforms are arbitrary.
  - D. For clock inputs, f<sub>max</sub> is measured with the input duty cycle at 50%.
  - E. The outputs are measured one at a time with one input transition per measurement.
  - F. tpLH and tpHL are the same as tpd.
  - G. tpzL and tpzH are the same as ten.
  - H. tpl 7 and tpH7 are the same as tdis.
  - I. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms







i.com 29-Jun-2006

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CD54AC161F3A	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD74AC161E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74AC161EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74AC161M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC161M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC161M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC161ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## 14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

	Products		Applications	
	Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
	Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
	DSP	dsp.ti.com	Broadband	www.ti.com/broadband
	Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
	Logic	logic.ti.com	Military	www.ti.com/military
	Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
	Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
	Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
			Video & Imaging	www.ti.com/video
			Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated